





L137_CORE_MCU



U: Power Supply
Power Supply Sch.Doc

RESET#


Table Boot Mode

Mode	Uart1	SPI0 Flash	Nand8	ED
Boot0	1	1	1	1
Boot1	1	0	1	1
Boot3	1	X	X	0
Boot7	1	0	0	1







Device Configuration Interface




Device Configuration Interface

PHY Address latched at power-up/reset. The default PHY address is 00001.
 Enables PCS_LPBK mode at power-up/reset. PD (default) = Disable, PU = Enable.
 Enables ISOLATE mode at power-up/reset. PD (default) = Disable, PU = Enable.
 Enables RMII mode at power-up/reset. PD (default) = Disable, PU = Enable.
 Enables RMII back-to-back mode at power-up/reset. PD (default) = Disable, PU = Enable.
 Latched into Register 0h bit 13 during power-up/reset. PD = 10Mbps, PU (default) = 100Mbps. If SPD100 is asserted during power-up/reset, this pin is also latched as LED1 the Speed Support in register 4h. (If FXEN is pulled up, the latched value 0 means no Far_End_Fault.)
 Latched into Register 0h bit 8 during power-up/reset PD = Half-duplex PU =



L137_SDCard



1

2

3

4

A

A

B

B


C

C


D

D

L137_RS-232



L137_USB_OTG



1

2

3

4

A

A

B


B

C

C

D

D



1







2

3

4

Power_Supply

Test Point

- D5.0V  TP1
- D1.26V  TP4
- D3.3V  TP5
- D1.2VOUT  TP6
- D1.8V  TP7
- DGND  TP8

